# Increased the image processing speed of the ISP module, resulting in an enhanced maximum frame rate.
+
# Removed the UYVY data type.
+
# D-PHY reset only triggers a power-on reset once, ensuring that each lane is in the LP11 state, which is beneficial for the initialization of the MIPI-RX end, such as Zynq.