Difference between revisions of "V-by-One-HS-RX"

From wiki_veye
Jump to navigation Jump to search
Line 126: Line 126:
 
|}
 
|}
 
{| class="wikitable"
 
{| class="wikitable"
| colspan="3" |'''J7 : 4 lane MIPI OUT'''
+
| colspan="3" |'''J7 : 4 lane MIPI OUTPUT'''
 
|-
 
|-
 
|'''<small>Pin NO.(引脚号)</small>'''
 
|'''<small>Pin NO.(引脚号)</small>'''
Line 221: Line 221:
 
|}
 
|}
 
{| class="wikitable"
 
{| class="wikitable"
| colspan="3" |'''J11 : 4 lane MIPI OUT'''
+
| colspan="3" |'''J9:2 lane MIPI OUTPUT'''
 +
|-
 +
|'''Pin NO.'''
 +
|'''NAME'''
 +
|'''Remarks'''
 +
|-
 +
|1
 +
|GND
 +
|
 +
|-
 +
|2
 +
| MIPI_L0_N
 +
|
 +
|-
 +
|3
 +
|MIPI_L0_P
 +
|
 +
|-
 +
|4
 +
|GND
 +
|
 +
|-
 +
|5
 +
|MIPI_L1_N
 +
|
 +
|-
 +
|6
 +
|MIPI_L1_P
 +
|
 +
|-
 +
|7
 +
|GND
 +
|
 +
|-
 +
|8
 +
|MIPI_CK_N
 +
|
 +
|-
 +
|9
 +
|MIPI_CK_P
 +
|
 +
|-
 +
|10
 +
|GND
 +
|
 +
|-
 +
|11
 +
|NC
 +
|NC
 +
|-
 +
| 12
 +
|NC
 +
|NC
 +
|-
 +
|13
 +
|SCL
 +
|3.3V level
 +
|-
 +
|14
 +
|SDA
 +
|3.3V level
 +
|-
 +
|15
 +
|NC
 +
|NC
 +
|}
 +
{| class="wikitable"
 +
| colspan="3" |'''J11 : 4 lane MIPI OUTPUT'''
 
|-
 
|-
 
|'''<small>Pin NO.(引脚号)</small>'''
 
|'''<small>Pin NO.(引脚号)</small>'''

Revision as of 16:54, 11 July 2023

V-by-One-HS-RX Data Sheet (V-by-One-HS-RX数据手册)

1 Product Picture(产品图片)

PART NUMBER / 型号 FRONT VIEW / 正面图片 BACK VIEW / 背面图片
V-by-One-HS-RX

2 Thechnical Detail (技术规格)

Thechnical Detail (技术规格)
V-by-One-HS-RX deserializer 解串化
IC PART NO. 器件型号 THCV242A-P
Function 功能 V-by-One HS to MIPI CSI-2 conversion
Input Compatibility 输入兼容 V-by-One HS standard version1.5
Output Compatibility 输出兼容 MIPI CSI-2
Interface 接口
MIPI OUTPUT MIPI CSI-2,Supports up to 1.5Gbps/lane,Supports 2 or 4 lanes
MIPI OUTPUT Connector FFC socket(J7 / J9 / J11)
V-by-One HS INPUT V-by-One HS,Supports up to 4.0Gbps(effective rate 3.2Gbps),Supports 1 or 2 lanes
V-by-One HS INPUT Connector FAKRA Z Compatibility ( J12 RX1 / J13 RX0)
GPIO 2 output,1 input
Communication Interface Sub link
General 通用
Operating Conditions

(Bare PCB)

Operating guarantee temperature:-20℃~85℃, Humidity 95% or less, non-condensing
POC DC Power Input DC 9V (Only J13 RX0 is powered by POC)
DC POWER INPUT DC12V (J1 / J2)
Dimension 75mm*40mm
V-by-One-HS-RX pin list

3 Board Pinlist(接口和引脚说明)

J4
Pin NO.(引脚号) NAME(名称) Remarks(说明)
1 GPIO0 3.3V Level,Connect to THCV242 GPIO0
2 GND
3 EXTSYNC RVS,3.3V Level,Connect to THCV242 EXTSYNC
J5
Pin NO.(引脚号) NAME(名称) Remarks(说明)
1 GPIO2 3.3V Level,Connect to THCV242 GPIO2
2 GND
3 GPIO3 3.3V Level,Connect to THCV242 GPIO3
J13(RX0)V-by-One HS & POC interface(POC接口)
Connector(接插件) Interface Definition(接口定义)
FAKRA Z
+:V-by-One HS & POC signal -:GND
J12(RX1)V-by-One HS interface
Connector(接插件) Interface Definition(接口定义)
FAKRA Z
+:V-by-One HS -:GND
J7 : 4 lane MIPI OUTPUT
Pin NO.(引脚号) NAME(名称) Remarks(说明)
1 NC NC
2 SDA 3.3V Level
3 SCL 3.3V Level
4 GND
5 NC
6 NC
7 GND
8 MIPI_L3_P
9 MIPI_L3_N
10 GND
11 MIPI_L2_P
12 MIPI_L2_N
13 GND
14 MIPI_CK_P
15 MIPI_CK_N
16 GND
17 MIPI_L1_P
18 MIPI_L1_N
19 GND
20 MIPI_L0_P
21 MIPI_L0_N
22 GND
J9:2 lane MIPI OUTPUT
Pin NO. NAME Remarks
1 GND
2 MIPI_L0_N
3 MIPI_L0_P
4 GND
5 MIPI_L1_N
6 MIPI_L1_P
7 GND
8 MIPI_CK_N
9 MIPI_CK_P
10 GND
11 NC NC
12 NC NC
13 SCL 3.3V level
14 SDA 3.3V level
15 NC NC
J11 : 4 lane MIPI OUTPUT
Pin NO.(引脚号) NAME(名称) Remarks(说明)
1 GND
2 NC NC
3 NC NC
4 NC NC
5 NC NC
6 GND
7 NC NC
8 GND 3.3V LEVEL
9 MIPI_L0_N 3.3V LEVEL
10 MIPI_L0_P
11 GND 3.3V Level
12 MIPI_L1_N 3.3V Level
13 MIPI_L1_P
14 GND
15 MIPI_CK_N
16 MIPI_CK_P
17 GND
18 MIPI_L2_N
19 MIPI_L2_P
20 GND
21 MIPI_L3_N
22 MIPI_L3_P
23 GND
24 SCL
25 SDA
26 NC
27 NC NC
28 NC NC
29 NC NC
30 GND

4 Board Dimension(板子尺寸)

V-by-One-HS-TX CAD / unit:mm

Download CAD file here

5 PCBA 3D STP File

download 3D STP file