Changes

Jump to navigation Jump to search
649 bytes added ,  18:11, 19 January 2020
no edit summary
Line 1: Line 1: −
=== 1 Introduction ===
+
[[VEYE-LVDS-290/327/zh|查看中文]]
veye-lvds-290/327 is a camera module designed by Tianjin Zhongan Yijia technology co., LTD., with excellent low illumination and wide dynamic.This module only has 38*38*8mm, which is convenient for integration and can be connected to various embedded motherboards with adapter board.Suitable for machine vision, intelligent analysis, industrial control, face recognition, ADAS etc...
     −
===== '''3 Thechnical Detail''' =====
+
[[VEYE-LVDS-290/327|<big><big><big><big>VEYE-LVDS-290/VEYE-LVDS-327 Data Sheet</big></big></big></big>]]
 +
 
 +
===Introduction===
 +
VEYE-LVDS-290/327 is a camera module designed by TIANJIN DATA IMAGING TECHNOLOGY CO., LTD, with excellent low illumination and wide dynamic performance.This module only has 38*38*8mm, which is convenient for integration and can be connected to various embedded motherboards with adapter board.Suitable for machine vision, intelligent analysis, industrial control, face recognition, ADAS etc...
 +
[[File:VEYE-MIPI-290327-FRONT.jpg|thumb|front]]
 +
[[File:VEYE-MIPI-290327-back.jpg|thumb|back]]
 +
 
 +
===Thechnical Detail===
 
{| class="wikitable"
 
{| class="wikitable"
 
| colspan="2" |'''Technical Details'''
 
| colspan="2" |'''Technical Details'''
Line 12: Line 18:  
|-
 
|-
 
|Pixels
 
|Pixels
|2.13M pixels
+
|2.07M pixels
 
|-
 
|-
 
|Resolution
 
|Resolution
Line 72: Line 78:  
|-
 
|-
 
|Video Data Interface
 
|Video Data Interface
|MIPI:2 Data Lanes, CSI2 YUV422-8bit Data Type, Bandwidth 1.188Gbps
+
|LVDS:3 Data Lanes, bandwidth:1.5582Gbps
 
|-
 
|-
 
|IR-CUT Control
 
|IR-CUT Control
Line 94: Line 100:  
|38mm*38mm*8mm(not include lens and lens mount)
 
|38mm*38mm*8mm(not include lens and lens mount)
 
|}
 
|}
 +
[[File:VEYE-MIPI-290-327接口图.jpg|thumb|VEYE-LVDS-290/327 User Interface]]
 +
===Diagram, Layout and Dimension===
   −
====== '''4 Diagram, Layout and Dimension''' ======
+
*'''J5 pin list'''
 
  −
* '''J5 pin list'''
      
{| class="wikitable"
 
{| class="wikitable"
Line 111: Line 117:  
|-
 
|-
 
|5
 
|5
|LVDS_L3_P
+
|RESERVE, Not Connected
 
|6
 
|6
 
|RESERVE, Not Connected
 
|RESERVE, Not Connected
 
|-
 
|-
 
|7
 
|7
|LVDS_L3_N
+
|RESERVE, Not Connected
 
|8
 
|8
 
|RESERVE, Not Connected
 
|RESERVE, Not Connected
Line 201: Line 207:  
|}
 
|}
   −
** '''J3 pin list'''
+
*'''J3 pin list'''
    
{| class="wikitable"
 
{| class="wikitable"
 
|1
 
|1
 
|Day&Night Signal In
 
|Day&Night Signal In
 +
|-
 
|2
 
|2
 
|GND
 
|GND
Line 211: Line 218:  
|3
 
|3
 
|NC
 
|NC
|
  −
|
   
|}
 
|}
   −
** '''J4 pin list'''
+
*'''J4 pin list'''
    
{| class="wikitable"
 
{| class="wikitable"
|   1
+
|1
 
|IRCUT1
 
|IRCUT1
 +
|-
 
|2
 
|2
 
|IRCUT2
 
|IRCUT2
 
|}
 
|}
 +
 +
* '''Board Dimension'''
 +
 +
[[File:VEYE-MIPI-290-327 CAD drawing.jpg|thumb|VEYE-LVDS-290/327 CAD drawing|alt=|none|600x600px]]
 +
[[Media:VEYE-MIPI-327 CAD.dwg|Download dwg file here]]
 +
 +
===Imaging Effect===
 +
 +
===CPU boards===
 +
 +
*Demo for FPGA usage
 +
 +
We provide a demo for FPGA usage,check link [https://github.com/veyeimaging/fpga here].
 +
 +
===Resources===
 +
===Update Log===

Navigation menu